Difference between revisions of "PLD Workshop 11 06 2013"
From Hackerspace.gr
(2 intermediate revisions by the same user not shown) | |||
Line 13: | Line 13: | ||
|country=Greece | |country=Greece | ||
}} | }} | ||
+ | |||
+ | ''slides are in [https://github.com/pld-lessons/slides/raw/master/pld-1.3-clocks.pdf github]'' | ||
More digital design stuff | More digital design stuff | ||
* Clocked vs clockless/asynchronous design | * Clocked vs clockless/asynchronous design | ||
− | * Clock domains, etc | + | * Clocks, Clock dividers, Clock domains, etc |
* Buffers, fifo, pipelines, etc | * Buffers, fifo, pipelines, etc | ||
* We'll Implement something relevant to avoid too much boring theory | * We'll Implement something relevant to avoid too much boring theory | ||
Line 22: | Line 24: | ||
Don't forget to bring your own laptop | Don't forget to bring your own laptop | ||
+ | |||
+ | code uploaded to https://github.com/pld-lessons/vga_out | ||
Also checkout [[Programmable_Logic_Lessons|The main page]] | Also checkout [[Programmable_Logic_Lessons|The main page]] |
Latest revision as of 18:41, 23 June 2013
[Hackerspace.gr external link] |
Starts | Organizer |
---|---|---|
Tue 11 Jun 2013 19:00 | Hackerspace.gr | |
Ends | Event Owner | |
Tue 11 Jun 2013 21:00 | User:Skmp |
Switches! Lots of them!
slides are in github
More digital design stuff
- Clocked vs clockless/asynchronous design
- Clocks, Clock dividers, Clock domains, etc
- Buffers, fifo, pipelines, etc
- We'll Implement something relevant to avoid too much boring theory
Don't forget to bring your own laptop
code uploaded to https://github.com/pld-lessons/vga_out
Also checkout The main page