PLD/FPGA Workshop 2.3

From Hackerspace.gr
Revision as of 13:18, 3 October 2013 by Skmp (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Simple soc logo.jpg

[Hackerspace.gr external link]
Starts Organizer
Wed 02 Oct 2013 19:30 Hackerspace.gr
Ends Event Owner
Wed 02 Oct 2013 21:30 User:Skmp

Howdy Simulator




Stuff for review

sdlcore @ github

verilog WIP @ github

Plans for the workshop

  • Work a bit on the verilog code
  • Load example program
  • Simulate it
  • Attach vga logic

Aftermath

  • Implemented ram using built in, block ram
  • Added state logic for ram delays

Also checkout The main project page