PLD/FPGA Workshop 2.11

Simple soc logo.jpg


[Hackerspace.gr external link] 		Starts Organizer
Error: Invalid time. Hackerspace.gr
Ends Event Owner
Error: Invalid time. User:Skmp

Debuggable Hardware







Stuff for review

sdlcore @ github

verilog WIP @ github

ideas for the workshop

  • Fix the IO/DCM issues
  • Implement the ICE spec



Also checkout The main project page